View 74LV373_171688.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74LV373 Octal D-type transparent latch (3-State)
Product specification Supersedes data of 1997 March 04 IC24 Data Handbook 1998 Jun 10
Philips Semiconductors
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
FEATURES
* Wide operating voltage: 1.0 to 5.5V * Optimized for Low Voltage applications: 1.0V to 3.6V * Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V * Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, * Typical VOHV (output VOH undershoot) > 2V at VCC = 3.3V, * Common 3-State output enable input * Output capability: bus driver * ICC category: MSI
Tamb = 25C Tamb = 25C
DESCRIPTION
The 74LV373 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT373. The 74LV373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches. The `373' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches. The `373' is functionally identical to the `573', but the `573' has a different pin arrangement.
QUICK REFERENCE DATA
GND = 0V; Tamb = 25C; tr = tf v2.5 ns SYMBOL tPHL/tPLH CI CPD PARAMETER Propagation delay Dn to Qn LE to Qn Input capacitance Power dissipation capacitance per latch Notes 1, 2 CONDITIONS CL = 15pF VCC = 3.3V TYPICAL 10 12 3.5 22 UNIT ns pF pF
NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in W) PD = CPD VCC2 x fi ) (CL VCC2 fo) where: fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; VCC2 fo) = sum of the outputs. (CL 2. The condition is VI = GND to VCC.
ORDERING AND PACKAGE INFORMATION
PACKAGES 20-Pin Plastic DIL 20-Pin Plastic SO 20-Pin Plastic SSOP Type II 20-Pin Plastic TSSOP Type I TEMPERATURE RANGE -40C to +125C -40C to +125C -40C to +125C -40C to +125C OUTSIDE NORTH AMERICA 74LV373 N 74LV373 D 74LV373 DB 74LV373 PW NORTH AMERICA 74LV373 N 74LV373 D 74LV373 DB 74LV373PW DH PKG. DWG. # SOT146-1 SOT163-1 SOT339-1 SOT360-1
PIN DESCRIPTION
PIN NUMBER 1 2, 5, 6, 9, 12, 15, 16, 19 3, 4, 7, 8, 13, 14, 17, 18 10 11 20 SYMBOL OE Q0-Q7 D0-D7 GND LE VCC FUNCTION Output enabled input (active LOW) 3-State latch outputs Data inputs Ground (0V) Latch enable input (active HIGH) Positive supply voltage
1998 Jun 10
2
853-1934 19545
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
PIN CONFIGURATION
OE Q0 D0 D1 Q1 Q2 D2 D3 Q3 GND 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VCC Q7
LOGIC SYMBOL
11 LE 3 D7 4 D6 Q6 Q5 D5 D4 Q4 LE 7 8 13 14 17 18 D0 D1 D2 D3 D4 D5 D6 D7 OE 1 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 2 5 6 9 12 15 16 19
SV00657
SV00658
LOGIC SYMBOL (IEEE/IEC)
11 1 C1 EN1
FUNCTIONAL DIAGRAM
3 4 7 8 D0 D1 D2 D3 D4 D5 D6 D7 LATCH 1 to 8 3-STATE OUTPUTS Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 2 5 6 9 12 15 16 19
3
1D
2
4 7 8 13 14 17 18
5 13 6 14 9 17 12 18 15 16 19 11 1 LE OE
SV00659
SV00660
LOGIC DIAGRAM
D0 D1 D2 D3 D4 D5 D6 D7
Q D LATCH 1 LE LE LE OE
Q D LATCH 2 LE LE
Q D LATCH 3 LE LE
Q D LATCH 4 LE LE
Q D LATCH 5 LE LE
Q D LATCH 6 LE LE
Q D LATCH 7 LE LE
Q D LATCH 8 LE LE
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
SV00661
1998 Jun 10
3
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
FUNCTION TABLE
INPUTS OPERATING MODES OE Enable and read register (transparent mode) Latch and read register Latch register and disable outputs H h L I X Z L L L L H H LE H H L L L L Dn L H I h I h INTERNAL LATCHES L H L H L H OUTPUTS Q0 to Q7 L H L H Z Z
= HIGH voltage level = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition = LOW voltage level = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition = Don't care = High impedance OFF-state
RECOMMENDED OPERATING CONDITIONS
SYMBOL VCC VI VO Tamb PARAMETER DC supply voltage Input voltage Output voltage Operating ambient temperature range in free air Input rise and fall times See DC and AC characteristics VCC = 1.0V to 2.0V VCC = 2.0V to 2.7V VCC = 2.7V to 3.6V VCC = 3.6V to 5.5V CONDITIONS See Note1 MIN 1.0 0 0 -40 -40 - - - - - - - - TYP. 3.3 - - MAX 5.5 VCC VCC +85 +125 500 200 100 50 UNIT V V V C
tr, tf
ns/V
NOTE: 1. The LV is guaranteed to function down to VCC = 1.0V (input levels GND or VCC); DC characteristics are guaranteed from VCC = 1.2V to VCC = 5.5V.
ABSOLUTE MAXIMUM RATINGS1, 2
In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V). SYMBOL VCC IIK IOK IO IGND, ICC Tstg PARAMETER DC supply voltage DC input diode current DC output diode current DC output source or sink current - bus driver outputs DC VCC or GND current for types with -bus driver outputs Storage temperature range Power dissipation per package -plastic DIL -plastic mini-pack (SO) -plastic shrink mini-pack (SSOP and TSSOP) for temperature range: -40 to +125C above +70C derate linearly with 12mW/K above +70C derate linearly with 8 mW/K above +60C derate linearly with 5.5 mW/K VI < -0.5 or VI > VCC + 0.5V VO < -0.5 or VO > VCC + 0.5V -0.5V < VO < VCC + 0.5V CONDITIONS RATING -0.5 to +7.0 20 50 35 UNIT V mA mA mA
70 -65 to +150 750 500 400
mA C
Pt t tot
mW
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
1998 Jun 10
4
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
DC CHARACTERISTICS
Over recommended operating conditions. Voltages are referenced to GND (ground = 0V). LIMITS SYMBOL PARAMETER TEST CONDITIONS MIN VCC = 1.2V VIH HIGH level Input voltage VCC = 2.0V VCC = 2.7 to 3.6V VCC = 4.5 to 5.5V VCC = 1.2V VIL LOW level Input voltage VCC = 2.0V VCC = 2.7 to 3.6V VCC = 4.5 to 5.5 VCC = 1.2V; VI = VIH or VIL; -IO = 100A VCC = 2.0V; VI = VIH or VIL; -IO = 100A HIGH l level output ltt voltage out uts voltage; all outputs VOH HIGH level output voltage; BUS driver outputs VCC = 2.7V; VI = VIH or VIL; -IO = 100A VCC = 3.0V; VI = VIH or VIL; -IO = 100A VCC = 4.5V; VI = VIH or VIL; -IO = 100A VCC = 3.0V; VI = VIH or VIL; -IO = 8mA VCC = 4.5V; VI = VIH or VIL; -IO = 16mA VCC = 1.2V; VI = VIH or VIL; IO = 100A VCC = 2.0V; VI = VIH or VIL; IO = 100A LOW l level output ltt voltage out uts voltage; all outputs VOL LOW level output voltage; BUS driver outputs II IOZ ICC ICC Input leakage current 3-State output OFF-state current Quiescent supply current; MSI Additional quiescent supply current per input VCC = 2.7V; VI = VIH or VIL; IO = 100A VCC = 3.0V; VI = VIH or VIL; IO = 100A VCC = 4.5V; VI = VIH or VIL; IO = 100A VCC = 3.0V; VI = VIH or VIL; IO = 8mA VCC = 4.5V; VI = VIH or VIL; IO = 16mA VCC = 5.5V; VI = VCC or GND VCC = 5.5V; VI = VIH or VIL; VO = VCC or GND VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 2.7V to 3.6V; VI = VCC - 0.6V 1.8 2.5 2.8 4.3 2.40 3.60 1.2 2.0 2.7 3.0 4.5 2.82 4.20 0 0 0 0 0 0.20 0.35 0.2 0.2 0.2 0.2 0.40 0.55 1.0 5 20.0 500 0.2 0.2 0.2 0.2 0.50 0.65 1.0 10 160 850 A A A A V 1.8 2.5 2.8 4.3 2.20 3.50 V 0.9 1.4 2.0 0.7*VCC 0.3 0.6 0.8 0.3*VCC -40C to +85C TYP1 MAX -40C to +125C MIN 0.9 1.4 2.0 0.7*VCC 0.3 0.6 0.8 0.3*VCC V V MAX UNIT
NOTE: 1. All typical values are measured at Tamb = 25C.
1998 Jun 10
5
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
AC CHARACTERISTICS
GND = 0V; tr = tf 2.5ns; CL = 50pF; RL = 1KW LIMITS SYMBOL PARAMETER WAVEFORM CONDITION VCC(V) 1.2 2.0 tPHL/tPLH Propagation delay Dn to Qn Figure 1, 5 2.7 3.0 to 3.6 4.5 to 5.5 1.2 2.0 tPHL/tPLH Propagation delay LE to Qn Figure 2, 5 2.7 3.0 to 3.6 4.5 to 5.5 1.2 3-State output out ut enable time OE t Qn to 2.0 Figure 3 2.7 3.0 to 3.6 4.5 to 5.5 1.2 3-State output out ut disable time OE t Qn to 2.0 Figure 3 2.7 3.0 to 3.6 4.5 to 5.5 2.0 tW LE pulse width HIGH Figure 2 2.7 3.0 to 3.6 1.2 2.0 tsu Setup time Dn to LE Figure 4 2.7 3.0 to 3.6 1.2 2.0 th Hold time Dn to LE Figure 4 2.7 3.0 to 3.6 NOTES: 1. All typical values are measured at Tamb = 25C 2. Typical values are measured at VCC = 3.3V 3. Typical values are measured at VCC = 5.0V MIN - - - - - - - - - - - - - - - - - - - - 34 25 20 - 17 13 10 - 5 5 5 -40 to +85 C TYP1 65 22 16 132 - 80 27 20 152 9.53 80 27 20 152 - 75 27 21 162 - 10 8 62 25 9 6 52 -15 -5 -3 -32 MAX - 37 28 22 16 - 43 26 25 19 - 46 28 27 23 - 46 28 27 23 - - - - - - - - - - - -40 to +125 C MIN - - - - - - - - - - - - - - - - - - - - 41 30 24 - 20 15 12 - 5 5 5 MAX - 48 35 28 20 - 54 33 31 24 - 58 35 34 29 - 58 35 34 29 - - - - - - - - - - - ns ns ns ns ns ns ns UNIT
tPZH/tPZL
tPHZ/tPLZ
1998 Jun 10
6
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
AC WAVEFORMS
VI Dn INPUT
GND
VI LE INPUT
VI Dn INPUT GND tPHL VOH Qn OUTPUT VOL VM tPLH VM
GND NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.
SV00662
TEST CIRCUIT
VCC 2 * VCC Open GND VO D.U.T. RT CL 50 pF RL = 1k RL = 1k
Figure 1. Data input (Dn) to output (Qn) propagation delays and the output transition times.
VI LE INPUT GND tW tPHL VOH Qn OUTPUT VOL VM tPLH VM PULSE GENERATOR
DEFINITIONS
SV00663
RL = Load resistor CL = Load capacitance includes jig and probe capacitiance. RT = Termination resistance should be equal to ZOUT of pulse generators.
Figure 2. Latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays and the output transition times.
SWITCH POSITION
TEST tPLH/tPHL tPLZ/tPZL S1 Open 2 * VCC GND VCC < 2.7V 2.7-3.6V w 4.5V VI VCC 2.7V VCC
VI OE INPUT GND tPLZ VCC Qn OUTPUT LOW-to-OFF OFF-to-LOW VOL tPHZ VOH Qn OUTPUT HIGH-to-OFF OFF-to-HIGH GND outputs enabled tPZL VM
tPHZ/tPZH
VM VX tPZH
VY VM
outputs disabled
outputs enabled
SV00664
Figure 3. 3-State enable and disable times.
1998 Jun 10
7
EEEEEEEEEEEEE EEEEEEEEEEEEE EEEEEEEEEEEEE
VM th th tsu tsu VM
VM = 1.5V at VCC w 2.7V and v 3.6V VM = 0.5V * VCC at VCC t 2.7V and w 4.5V VOL and VOH are the typical output voltage drop that occur with the output load. VX = VOL + 0.3V at VCC w 2.7V and v 3.6V VX = VOL + 0.1VCC at VCC < 2.7V and w 4.5V VY = VOH - 0.3V at VCC w 2.7V and v 3.6V VY = VOH - 0.1VCC at VCC < 2.7V and w 4.5V
SV00665
Figure 4. Data set-up and hold times for the Dn input to the LE input.
VI
Test Circuit for Outputs
SV00896
Figure 5. Load circuitry for switching times
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
DIP20: plastic dual in-line package; 20 leads (300 mil)
SOT146-1
1998 Jun 10
8
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
SO20: plastic small outline package; 20 leads; body width 7.5 mm
SOT163-1
1998 Jun 10
9
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm
SOT339-1
1998 Jun 10
10
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm
SOT360-1
1998 Jun 10
11
Philips Semiconductors
Product specification
Octal D-type transparent latch (3-State)
74LV373
DEFINITIONS
Data Sheet Identification
Objective Specification
Product Status
Formative or in Design
Definition
This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.
Preliminary Specification
Preproduction Product
Product Specification
Full Production
Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 05-96 9397-750-04447
Philips Semiconductors
1998 Jun 10 12

▲Up To Search▲

Price & Availability of 74LV373

	To Download 74LV373 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .